aschnell

aschnell

Port some classic game to Linux

a project by MDoucha

Let's pick some old classic game, reverse engineer the data formats and game rules and write an open source engine for it from scratch. S...

Updated about 19 hours ago. 13 hacker ♥️. 5 followers.

Build kdump initrd without dracut

a project by ptesarik

Project Description

The kdump plumbing is implemented as a dracut module. The original intention was to reuse the logic that `d...

Updated 2 days ago. 1 hackers ♥️. 1 follower.

Learn python by building a homepage with Flask

an idea by mbrugger

I thought it would be time to learn a new programming language. I decided to go with python, as it's an all-rounder and I have some basic...

Updated 2 days ago. 2 hacker ♥️. Has no hacker: grab it!

Uyuni/SUSE Manager: build Python APE and a Salt+Python bundle to support ANY client operating system

an idea by pagarcia

Uyuni/SUSE Manager build client tools for each of the supported operating systems: SLES 11, SLES 12, SLES 15, RHEL 6, RHEL 7, RHEL 8, Ubu...

Updated 11 days ago. 3 hacker ♥️. 3 followers. Has no hacker: grab it!

Phoebe - where AI meets Linux

a project by mvarlese

Project Description

Phoeβe (/ˈfiːbi/) wants to add basic artificial intelligence capabilities to the Linux OS.

System-level tuni...

Updated 2 days ago. 2 hacker ♥️. 4 followers.

Create short "videos/screencasts" demoing cool stuff in 5 minutes

a project by PSuarezHernandez

comment: # (about the current state of your project)...

Updated 1 day ago. No love. 1 follower.
11
10
7
19

Looking for projects around:

c++ python

Activity

  • 4 days ago: aschnell added keyword "fpga" to Program FPGA using Verilog and VHDL
  • 4 days ago: aschnell added keyword "verilog" to Program FPGA using Verilog and VHDL
  • 4 days ago: aschnell added keyword "vhdl" to Program FPGA using Verilog and VHDL
  • 5 days ago: aschnell started Program FPGA using Verilog and VHDL
  • 5 days ago: aschnell liked Program FPGA using Verilog and VHDL
  • 5 days ago: aschnell originated Program FPGA using Verilog and VHDL
  • over 1 year ago: aschnell started Custom Style for Devicegraph Output of libstorage-ng
  • over 1 year ago: aschnell liked Custom Style for Devicegraph Output of libstorage-ng
  • over 1 year ago: aschnell originated Custom Style for Devicegraph Output of libstorage-ng
  • over 1 year ago: aschnell started Look at New Parallelisation Technologies
  • All Activity